

EV077385112  
EL465686836

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Semiconductor Processing Methods Of Forming A  
Plurality Of Capacitors On A Substrate, Bit Line  
Contacts and Method of Forming Bit Line Contacts

\* \* \* \* \*

INVENTOR

Werner Juengling

ATTORNEY'S DOCKET NO. MI22-1230

EL979950551  
EV182659086

## RELATED PATENT DATA

This patent resulted from a continuation-in-part application of U.S. Patent Application Serial No. 09/036,701, filed March 6, 1998, entitled "Semiconductor Processing Methods Of Forming Devices On A Substrate, Forming Device Arrays On A Substrate, Forming Conductive Lines On A Substrate, And Forming Capacitor Arrays On A Substrate, And Integrated Circuitry", naming Werner Juengling as inventor, and which is now U.S. Patent No. \_\_\_\_\_, which is a divisional of U.S. Patent Application Serial No. 08/742,895, filed on November 1, 1996, having the same title and inventor and which is now U.S. Patent No. 5,998,256, the disclosure of which is incorporated by reference.

## TECHNICAL FIELD

This invention relates to semiconductor processing methods of forming a plurality of capacitors on a substrate, bit line contacts and method of forming bit line contacts.

## BACKGROUND OF THE INVENTION

Circuit devices fabricated on or over semiconductor wafers typically undergo one or more photolithographic steps during formation. During such photolithographic steps, device features can be etched using conventional techniques. The spacing between such devices is important

1 because often times adjacent devices must be electrically isolated from  
2 one another to avoid unwanted electrical interconnections.

3 One of the limitations on device spacing stems from limitations  
4 inherent in the photolithographic process itself. In the prior art, devices  
5 are generally spaced only as close as the photolithographic limit will  
6 permit.

7 By way of example and referring to Figs. 1 and 2, a semiconductor  
8 wafer fragment 25 includes a substrate 29 atop which a material 28 is  
9 provided. A plurality of patterned masking layers 26 are formed atop  
10 the material 28.

11 Referring to Fig. 3, the material 28 is anisotropically etched  
12 through the patterned masking layers 26 to form lines 30 atop the  
13 substrate 29. As shown, individual lines 30 have respective widths  $L_1$   
14 which constitute the minimum photolithographic feature size available for  
15 a line. Typically, a separation  $S_1$  separates adjacent lines 30 across the  
16 substrate as shown. Such dimension is typically only slightly larger than  
17  $L_1$  but could be the same as  $L_1$ . The term "pitch" as used herein is  
18 intended to be in its conventional usage, and is defined as the distance  
19 between one edge of a device and the corresponding same edge of the  
20 next adjacent device. Accordingly and in the illustrated example, the  
21 pitch  $P_1$  between adjacent lines 30 (i.e., from the left illustrated edge of  
22 one line 30 to the left illustrated edge of the next immediately adjacent  
23 line 30) is equal to the sum of  $L_1$  and  $S_1$ .

1 As integrated circuitry gets smaller and denser, the need to reduce  
2 spacing dimensions or pitch, such as  $S_1$  and  $P_1$ , becomes increasingly  
3 important. This invention grew out of the need to reduce the size of  
4 integrated circuits, and particularly the need to reduce spacing dimensions  
5 and pitches between adjacent devices over a semiconductor wafer.

#### 6 7 SUMMARY OF THE INVENTION

8 The invention includes semiconductor processing methods and  
9 related integrated circuitry in which a plurality of patterned device  
10 outlines are formed over a semiconductor substrate. Electrically  
11 insulative partitions or spacers are then formed on at least a portion of  
12 the patterned device outlines, after which a plurality of substantially  
13 identically shaped devices are formed relative to the patterned device  
14 outlines. Individual formed devices are spaced from at least one other  
15 of the devices by a distance substantially no more than a width of one  
16 of the electrically insulative spacers.

17 According to one aspect of the invention, capacitors are formed.  
18 In one embodiment, a pair of adjacent capacitor containers are formed  
19 over a substrate by etching a first capacitor container opening having at  
20 least one sidewall. An electrically insulative spacer is formed over the  
21 sidewall. A second capacitor container opening is etched selectively  
22 relative to the spacer. Capacitors are then formed in the capacitor  
23 containers in a manner such that adjacent capacitors have a separation

1 distance which is substantially no greater than the width of the spacer  
2 between the adjacent capacitors.

3 In one aspect, a bit line contact is formed. The bit line contact  
4 is formed as an opening that extends through a layer formed on a  
5 substrate to a node on the substrate. A first dielectric sidewall is  
6 formed in the opening and coats an interior sidewall of the opening.  
7 A second dielectric sidewall is formed in the opening and coats an  
8 interior sidewall of the first dielectric layer. A conductive plug is  
9 formed within an interior sidewall of the second dielectric layer and  
10 extends through the opening to establish electrical communication to the  
11 node.

12 A novel masking layout is provided which allows capacitors to be  
13 formed in a manner which reduces device pitch by almost 50%. Such  
14 is particularly adaptive for use in fabrication of DRAM circuitry.

## 15 16 BRIEF DESCRIPTION OF THE DRAWINGS

17 Embodiments of the invention are described below with reference  
18 to the following accompanying drawings.

19 Fig. 1 is a top plan view of a prior art semiconductor wafer  
20 fragment atop which a plurality of masking layers are formed, and is  
21 discussed in the "Background" section above.

22 Fig. 2 is a side sectional view of the Fig. 1 prior art  
23 semiconductor wafer taken along line 2-2 in Fig. 1.

1           Fig. 3 is a view of the Fig. 1 prior art semiconductor wafer  
2 fragment at a processing step subsequent to that shown in Fig. 1.

3           Fig. 4 is a top plan view of a semiconductor wafer fragment atop  
4 which a plurality of masking layers are formed at one processing step in  
5 accordance with one aspect of the invention.

6           Fig. 5 is a side view of the Fig. 4 semiconductor wafer fragment.

7           Fig. 6 is a view of the Fig. 5 semiconductor wafer fragment at a  
8 processing step subsequent to that shown by Fig. 5.

9           Fig. 7 is a view of the Fig. 5 semiconductor wafer fragment at a  
10 processing step subsequent to that shown by Fig. 6.

11          Fig. 8 is a view of the Fig. 5 semiconductor wafer fragment at a  
12 processing step subsequent to that shown by Fig. 7.

13          Fig. 9 is a view of the Fig. 5 semiconductor wafer fragment at a  
14 processing step subsequent to that shown by Fig. 8.

15          Fig. 10 is a top plan view of the Fig. 9 semiconductor wafer  
16 fragment.

17          Fig. 11 is a view of a semiconductor wafer fragment at one  
18 processing step in accordance with another aspect of the invention.

19          Fig. 12 is a view of the Fig. 11 semiconductor wafer fragment at  
20 a processing step subsequent to that shown by Fig. 11.

21          Fig. 13 is a view of the Fig. 11 semiconductor wafer fragment at  
22 a processing step subsequent to that shown by Fig. 12.  
23

1           Fig. 14 is a view of the Fig. 11 semiconductor wafer fragment at  
2 a processing step subsequent to that shown by Fig. 13.

3           Fig. 15 is a view of the Fig. 11 semiconductor wafer fragment at  
4 a processing step subsequent to that shown by Fig. 14.

5           Fig. 16 is a view of the Fig. 11 semiconductor wafer fragment at  
6 a processing step subsequent to that shown by Fig. 15.

7           Fig. 17 is a view of the Fig. 11 semiconductor wafer fragment at  
8 a processing step subsequent to that shown by Fig. 16.

9           Fig. 18 is a view of the Fig. 11 semiconductor wafer fragment at  
10 a processing step subsequent to that shown by Fig. 17.

11           Fig. 19 is a top plan view of a portion of a semiconductor mask  
12 layout in accordance with one aspect of the invention.

13           Fig. 20 is a top plan view of the Fig. 19 semiconductor mask  
14 layout with a portion highlighted for purposes of discussion.

15           Fig. 21 is a view of a portion of the Fig. 20 semiconductor mask  
16 layout highlighted portion.  
17  
18  
19  
20  
21  
22  
23

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the Progress of Science and useful Arts" (Article 1, Section 8).

Referring initially to Figs. 4 and 5, a plurality of patterned device outlines 32 are photolithographically formed over a semiconductive substrate 34. As used herein, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. In this illustrated example, the material constituting outlines 32 may be of the type which can be etched selectively relative to the substrate 34. Such outlines define areas over the substrate 34 in which conductive lines are to be formed. Such patterned device outlines are, dimension-wise, substantially the same as those set forth with regard to the patterned masking layers 26 illustrated in Figs. 1-3.

Referring to Fig. 6, an electrically insulative material such as  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  is formed over the lines 32 and the substrate 34 and is subsequently anisotropically etched to provide a plurality of sidewall



1 spacers 36 on at least a portion, and possibly all, of the pattern device  
2 outlines 32. For purposes of the ongoing discussion, the patterned  
3 device outlines 32 define male patterns between which female patterns 38  
4 are also formed. Accordingly, an array of alternating male/female  
5 patterns are formed over the substrate wherein the sidewall spacers 36  
6 are formed in the female patterns 38.

7 Referring to Fig. 7, and after forming the sidewall spacers 36, the  
8 male patterns or patterned device outlines 32 are removed by suitable  
9 etching techniques. The etch etches the device outlines 32 relative to  
10 the material forming spacers 36 and the substrate 34. Such leaves  
11 behind a plurality of upstanding sidewall spacers 36 which effectively  
12 define thin electrically insulative partitions between which a plurality of  
13 devices are to be formed. As shown, the distance or lateral spacing  
14 between adjacent spacers varies from spacer-to-spacer. According to one  
15 aspect, a plurality of spaces 40a through 40i are provided wherein  
16 adjacent spaces, such as 40a and 40b, differ slightly in lateral width  
17 dimension, while alternate spaces, such as 40a and 40c, have substantially  
18 the same lateral width dimension.

19 Referring to Fig. 8, a conductive material 42 is formed over the  
20 substrate 34 and the sidewall spacers 36 and may completely fill the  
21 spaces 40a through 40i. An example material for the layer 32 is  
22 conductively doped polysilicon.  
23

1 Referring to Fig. 9, the conductive material 42 is etched back by  
2 suitable methods such as a chemical-mechanical polish (CMP) or dry  
3 etching, as is known in the art. Such forms a plurality of substantially  
4 identically shaped circuit devices relative to the patterned device  
5 outlines 32 (Fig. 6). In this embodiment, such devices are conductive  
6 lines 44 which are spaced laterally from one another a distance which  
7 is no greater than a width of one of the electrically insulative sidewall  
8 spacers 36 therebetween. As so formed, immediately adjacent conductive  
9 lines of the plurality of lines formed have a pitch  $P_2$  which is  
10 substantially no greater than a lateral line width  $L_2$  plus a width  $W_2$  of  
11 the spacer 36 which is positioned between the adjacent lines. As  
12 compared to the pitch  $P_1$  (Fig. 3) of the prior circuit devices, pitch  $P_2$   
13 represents a reduction in pitch which approaches fifty percent. Such  
14 achieved pitch reductions are without regard to the prior art  
15 photolithographic spacing constraints imposed on semiconductor  
16 processing. As mentioned above, the spacing between adjacent  
17 spacers 36 varies from one spacer 36 to another spacer 36. Accordingly,  
18 the pitch  $P_2$  varies as well. It is possible for the spacing between  
19 adjacent spacers 36 to be uniform, however, so that the pitch remains  
20 constant across the substrate 34.

21 Referring to Fig. 10, a top plan view of the substrate 34 is shown.  
22 Conductive lines 44 collectively define a series of conductive lines which  
23 in turn define a device array 46 of substantially identically shaped

1 devices. The array 46 includes the plurality of upstanding spacers 36  
2 and the conductive lines 44 formed intermediate the spacers 36. In  
3 accordance with one aspect of the invention and as described with  
4 reference to Fig. 9 above, adjacent lines 44 have a pitch which is  
5 substantially no greater than about the distance between a pair of  
6 adjacent spacers 36 (corresponding to the line width) plus the width of  
7 the spacer 36 therebetween. In the illustrated example, conductive  
8 lines 44 are elongated and adjacent conductive lines 44 have different  
9 lateral line widths. Additionally, alternate lines 44 have substantially  
10 equal lateral line widths. Such variation in line width stems from the  
11 manner in which the anisotropically etched sidewall spacers 36 are  
12 provided over the substrate 34, and in particular the lateral spacing of  
13 device outlines 32 (Fig. 5). As mentioned above, it is possible for the  
14 line widths to be substantially equal over the entire substrate 34.

15 Referring still to Fig. 10, a dashed line 48 traverses the device  
16 array 46. Individual elongated conductive lines 44 are formed over the  
17 substrate 34 transversely along the line 48. Respective alternate devices  
18 along the line 48 have a substantially common width dimension  
19 therealong and respective adjacent devices have a different width  
20 dimension therealong.

21 Referring collectively to Figs. 11-18, a semiconductor processing  
22 method of forming a plurality of alternate devices on a substrate in  
23 accordance with the above-described principles is described. According

1 to one aspect of the invention, the devices comprise capacitors, and may  
2 comprise capacitors forming part of a dynamic random access memory  
3 (DRAM) device. Circuit devices other than the illustrated and described  
4 conductive lines and capacitors can be fabricated in accordance with the  
5 invention.

6 In accordance with one embodiment, a plurality of bit line contacts  
7 are formed in openings etched over a substrate in one etching step, and  
8 a plurality of capacitor container openings are etched over the substrate  
9 in another two separate etching steps. Thereafter, corresponding DRAM  
10 capacitors are formed within the container openings according to known  
11 processing techniques. As so formed, and in accordance with the  
12 above-described spacer formation and pitch reduction concepts, a plurality  
13 of pairs of adjacent capacitors are formed in respective adjacent  
14 capacitor containers which are separated by no more than anisotropically  
15 etched, electrically insulative sidewall spacers as will become evident  
16 below.

17 Referring specifically to Fig. 11, a semiconductor wafer fragment  
18 in process is shown generally at 50 and includes a layer of material 52  
19 which may or not may be semiconductive. Transistors forming part of  
20 the DRAM circuitry array are not shown, but may be formed  
21 elevationally below the capacitors described hereafter, and contacts to  
22 these underlying structures may be formed, for example, using polysilicon  
23 plugs. Other elevational configurations as between transistors and

capacitors are possible. A layer 54 is formed over the material 52. In one embodiment, the layer 54 is formed from borophosphosilicate glass (BPSG) to a thickness around two microns. A layer 56 is then formed on the layer 54. In one embodiment, the layer 56 is formed from silicon nitride to have a thickness of between 200 and 400 angstroms. In one embodiment, the layer 56 is formed by plasma-enhanced chemical vapor deposition. In one embodiment, the layer 56 is formed from tantalum pentoxide. A layer 58 is then formed on the layer 56. In one embodiment, the layer 58 is formed from BPSG or from TEOS-deposited silicon dioxide. In one embodiment, the layer 58 is formed to have a thickness of between 300 and 600 Angstroms. In one embodiment, the layer 56 is formed from a material providing chemical selectivity relative to the layers 54 and 58 and thus may function as an etch stop.

Referring to Fig. 12, the layers 54, 56 and 58 are anisotropically etched to form bit line contact and capacitor contact openings 60 through the layers 54, 56 and 58. Thereafter, contact material 62 is formed over the substrate and into the openings 60. In one embodiment, the contact material 62 is conductively doped polysilicon. Such contact material 62 is or may be planarized by suitable chemical-mechanical polishing or plasma etching to provide the illustrated contacts or plugs 62. The plugs 62 are in electrical communication with circuit nodes, such as transistors, that were previously formed according to known principles. The layer 58 is chosen to have a thickness

1 sufficient that if the surfaces of the plugs 62 are eroded by the  
2 planarization process, the plugs 62 together with the layer 56 still form  
3 a continuous chemical barrier to prevent etching of the layer 54 during  
4 subsequent processing steps.

5 Referring to Fig. 13, a thick layer 64 is then formed over the  
6 contacts 62 and the layer 58. In one embodiment, the layer 64 is  
7 formed from BPSG. In one embodiment, the layer 64 is formed to have  
8 a thickness of 1.5 microns, however, other thicknesses are possible. A  
9 photoresist pattern corresponding to bit line contact openings 66 is  
10 formed on the layer 64. The bit line contact openings 66 are  
11 anisotropically etched through the layers 64 and 58 and may or may not  
12 continue through the layer 56. In one embodiment, the bit line contact  
13 openings 66 have a width of between 0.16 and 0.26 microns.

14 Referring to Fig. 14, sidewall spacers 68 are formed in the bit line  
15 contact openings 66. In one embodiment, the sidewall spacers 68 are  
16 formed by depositing a layer of silicon nitride 200 Angstroms thick and  
17 then anisotropically etching the silicon nitride layer to remove portions  
18 of the layer formed on the contacts 62 and on other horizontal features.  
19 In one embodiment, second sidewall spacers 70 are then formed within  
20 the sidewall spacers 68. In one embodiment, the second sidewall spacers  
21 70 are formed by depositing up to 600 Angstroms of silicon dioxide.  
22 The silicon dioxide is then anisotropically etched to remove the silicon  
23 dioxide from the contacts 62 and other horizontal features.

1 Bit line contacts 72 are then formed in openings 66. In one  
2 embodiment, the bit line contacts 72 are formed by depositing conductive  
3 polysilicon followed by planarization, such as chemical-mechanical  
4 polishing or plasma etching.

5 The sidewall spacers 68 and 70 collectively act to reduce  
6 capacitance from the bit line contact 72 to neighboring capacitors to be  
7 formed in subsequent steps. The second sidewall spacers 70 may be  
8 formed from silicon dioxide and to have a greater thickness than the  
9 first sidewall spacers 68 in order to reduce capacitance, due to the  
10 reduced relative dielectric constant of silicon dioxide relative to that of  
11 silicon nitride. The first sidewall spacers 68 and the bit line contact 72  
12 seal the second sidewall spacers 70 and prevent the second sidewall  
13 spacers from being etched during subsequent processing steps.

14 Referring to Fig. 15, first capacitor containers 76 are then formed.  
15 A photoresist layer 88 (Fig. 19) is formed to define openings  
16 corresponding to the first capacitor containers 76 and an anisotropic etch  
17 is used to etch through the layers 64 and 58, stopping at the  
18 contacts 62 and the layer 56. The photoresist layer 88 is then stripped  
19 and sidewall spacers 74 are formed. In one embodiment, the sidewall  
20 spacers 74 are formed by depositing a 300 Angstrom thick layer of  
21 silicon nitride and then anisotropically etching the silicon nitride to  
22 remove it from the contacts 62 and other horizontal surfaces.  
23

1 A thin photoresist layer is then applied and is exposed to remove  
2 the photoresist from the layer 64 and the bit line contacts 72 but not  
3 from bottoms of the first capacitor containers 76. A wet etching process  
4 such as a hydrofluoric acid etch may then be used to remove exposed  
5 portions of the layer 64 and form second capacitor containers 78, as  
6 shown in Fig. 16.

7 Individual containers of a pair of capacitor containers 76 and 78  
8 are separated from each other by no more than the width of a  
9 non-conducting partition 74. As discussed above with reference to the  
10 pitch advantages achieved with conductive lines 44 (Figs. 9 and 10), such  
11 advantages are achieved through the use of spacers or partitions 74  
12 which electrically isolate adjacent capacitors formed in respective  
13 capacitor containers 76 and 78.

14 Referring to Figs. 17 and 18, electrically conductive container  
15 material 80 is formed over the substrate and planarized (Fig. 18) to  
16 define a plurality of capacitor storage nodes in selected container shapes.  
17 In one embodiment, the electrically conductive container material 80 is  
18 conductive polysilicon. In one embodiment, the electrically conductive  
19 container material 80 is hemispherical grain polysilicon. In one  
20 embodiment, the hemispherical grain polysilicon provides an HSG factor  
21 of about 1.8, that is, provides an increase in surface area of 1.8 relative  
22 to that of a comparable flat polysilicon layer.  
23



1 Subsequently, capacitors are formed according to conventional  
2 formation techniques by provision of a dielectric layer 82 over respective  
3 storage nodes 76, 78 and provision of a subsequent polysilicon layer 84  
4 thereover. As so formed, capacitors in respective partitioned parts of  
5 the area defined by capacitor containers 76 and 78 are separated from  
6 immediately adjacent capacitors or have a closest separation distance  
7 which is substantially no greater than the width of the partition or  
8 spacer 74 between the capacitors.

9 Referring to Fig. 19, a diagrammatic semiconductor mask layout  
10 and DRAM array is designated generally by reference numeral 88.  
11 Layout 88 is utilized to enable the above-described containers to be  
12 selectively, alternately formed or etched in the two described separate  
13 etching steps. For purposes of clarity, Fig. 15 is taken along line 15-15  
14 in Fig. 19 at a processing point just after the etching of openings 76  
15 (Fig. 15) using layout 88. Layout 88 enables capacitors having unique,  
16 space-saving geometries to be formed over the substrate. According to  
17 one aspect of the invention, the electrically insulative partitions 74  
18 (Fig. 15) are formed between adjacent capacitors intermediate the two  
19 etching steps which form or define the areas over the substrate in which  
20 the capacitors will be formed. The partitions 74 are not shown for  
21 clarity in Fig. 19.

22 Mask layout 88 includes a plurality of rows such as those  
23 illustrated at  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$ . The mask layout also includes a

1 plurality of columns such as those illustrated at  $C_1$ ,  $C_2$ ,  $C_3$ ,  $C_4$ ,  $C_5$ ,  $C_6$   
2 and  $C_7$ . A plurality of masked areas 90 and a plurality of adjacent  
3 unmasked areas 92 are defined by the layout. Unmasked areas 92  
4 correspond to capacitor container opening patterns 76 in Fig. 15 and  
5 masked areas 90 correspond to photoresist. Layout 88 enables a  
6 plurality of capacitors to be formed, which may be as part of a DRAM  
7 array over the substrate, wherein respective alternate capacitors in a row,  
8 such as rows  $R_1$ - $R_4$ , have substantially similar lateral width profiles  
9 transverse the row. In one embodiment, respective adjacent capacitors  
10 in a row have different lateral width profiles transverse the row. The  
11 illustrated lateral width profiles when viewed from a point above the  
12 substrate approximate triangles which are oriented in a top-to-bottom  
13 fashion across the row. Additionally, individual defined areas in which  
14 the capacitor pairs are to be formed (corresponding to the view taken  
15 along line 15-15 in column  $C_5$ ) approximate a diamond shape with such  
16 shape having at its respective corners, bit line contacts 94 which are  
17 formed as described above. For purposes of the ongoing discussion,  
18 each of columns  $C_1$ - $C_7$  are formed along a generally straight line which  
19 is generally transverse each of rows  $R_1$ - $R_4$ . Further, the array of  
20 capacitor pairs to be formed are formed along individual lines which  
21 contain at least one of the pairs of capacitors. As such, the array is  
22 defined by a plurality of the lines (corresponding to the plurality of the  
23 columns) which contain a plurality of capacitors which are separated by

1 substantially no more than an electrically insulative anisotropically etched  
2 spacer 74 as described above. Underlying word lines are shown by  
3 dashed lines 93 and interconnect associated transistors formed relative to  
4 the substrate. Individual bit lines are not specifically shown but are  
5 subsequently formed and oriented generally transversely relative to the  
6 word lines 93.

7 It has been discovered that two different effects can distort relative  
8 sizes of the first, dry etched capacitor containers 76 relative to the  
9 second, wet etched capacitor containers 78. A first of these effects is  
10 that the wet clean following the dry etch used to form the dry etched  
11 containers may also enlarge the first capacitor containers 76, in part by  
12 tending to make the first capacitor containers 76 more rounded. This  
13 tends to cause the first capacitor containers 76 to be enlarged relative  
14 to the second capacitor containers 78. The first effect tends to be  
15 exacerbated by need to wet etch to remove any remaining BPSG from  
16 sides of the bit line contacts 72. A second of these effects is that,  
17 especially for very small first and second capacitor containers 76 and 78,  
18 exposure of positive photoresist tends to result in curvature or rounding  
19 of edges of the photoresist patterns 90, which also tends to enlarge the  
20 first capacitor containers 76 relative to the second capacitor  
21 containers 78.

22 It has been further discovered that these effects may be  
23 ameliorated by using a negative resist to form the photoresist

1 patterns 90. Use of a negative resist tends to reverse the direction of  
2 curvature of the edges of the photoresist patterns 90. In turn, this  
3 allows a longer wet etch in order to ensure complete removal of any  
4 BPSG remaining on sides of the bit line contacts 72. As a result,  
5 pattern distortions originating in the photolithography process used to  
6 define the photoresist patterns 90 tend to cancel out pattern distortions  
7 of the first capacitor containers 76 originating in the wet etch process  
8 used to define the second capacitor containers 78. In turn, the first and  
9 second capacitors containers 76 and 78 tend to be more nearly equal,  
10 resulting in improved DRAM operation and in improved operating  
11 margins for such DRAMs.

12 Referring to Fig. 20, a mask layout 88 defines in part a DRAM  
13 array which includes a plurality of six-capacitor geometries which are to  
14 be formed over the substrate. A representative of one of the geometries  
15 is indicated generally by reference numeral 96 and a plurality of adjacent  
16 or other geometries are shown in phantom lines. The illustrated  
17 six-capacitor geometries are, in turn, defined by a plurality of individual  
18 polygonal capacitor geometries shown collectively at 98 through 108. In  
19 one embodiment, collective individual capacitor geometries 98 through 108  
20 approximate a hexagon, individual sides of which are defined by a side  
21 of a different respective one of the individual polygonal capacitor  
22 geometries. For example, the six-capacitor geometry or hexagon 96  
23 includes six sides collectively shown at 96a, 96b, 96c, 96d, 96e and 96f.

1 Each of such sides is defined by a different respective one of the  
2 individual sides of the individual polygonal capacitor geometries 98  
3 through 108. According to one embodiment of the invention, the  
4 individual polygonal capacitor geometries 98 through 108, when viewed  
5 outwardly of the substrate, approximate a wedge or wedge-shape. In one  
6 embodiment, such individual geometries approximate a triangle which may  
7 be an isosceles triangle. In one embodiment, individual approximated  
8 isosceles triangles include equal adjacent angles  $\theta$  which approximate a  
9 range of between about  $50^\circ$  to  $70^\circ$ . Such equal adjacent angles are  
10 shown for the individual geometries 100, 104 and 108. In one  
11 embodiment, such equal adjacent angles approximate an angle of  
12 about  $65^\circ$ . The individual geometries 98 through 102 and 104  
13 through 108, respectively, may be arranged in a top-to-bottom orientation  
14 such that the hexagon 96 can be bisected, as shown by dashed line 110,  
15 into halves containing exactly three individual polygonal capacitor  
16 geometries. In the illustrated hexagon, one of the halves, a top half as  
17 viewed in Fig. 20, contains the individual geometries 98, 100 and 102.  
18 The other of the halves, a bottom half, contains the  
19 geometries 104, 106 and 108.

20 Referring to Fig. 21, the top half containing the  
21 geometries 98, 100 and 102 is shown, comprising a three-capacitor  
22 geometry 112. A plurality of three-capacitor geometries 112 are disposed  
23 over the substrate. In one embodiment, the three-capacitor

1 geometry 112, when viewed outwardly of the substrate, defines a pair of  
2 overlapping approximated parallelograms, the intersection of which  
3 approximates a triangle. A first of such parallelograms is shown at 114.  
4 A second of such parallelograms is shown at 116. The  
5 parallelogram 114 includes sides 114a, 114b, 114c and 114d. The  
6 parallelogram 116 includes sides 116a, 116b, 116c and 116d. The  
7 parallelograms share sides 114b and 116d. As shown, each approximated  
8 parallelogram is bounded at a respective one of its corners by a bit line  
9 contact 94. The approximated triangle defined by the intersection of the  
10 parallelograms 114, 116 includes sides 114c, 116c and shared  
11 sides 114b/116d. For purposes of ongoing discussion, a plurality of  
12 capacitor pairs are selectively and alternately etched over the substrate  
13 along etch axes which are generally orthogonal relative to the substrate  
14 and into the plane of the page upon which Fig. 21 appears. Such  
15 capacitor pairs can approximate the above described parallelogram and  
16 would include the individual capacitors etched as a result of individual  
17 geometries 98, 100, or alternatively 100, 102.

18 Referring to both Figs. 16 and 19, a DRAM array is formed atop  
19 a substrate and includes a first set of capacitors formed in first set of  
20 capacitor containers 76 over the substrate. A second set of capacitors  
21 are formed over the substrate and in second set capacitor containers 78.  
22 Individual capacitors of the first set are bounded by at least three  
23 capacitors from the second set (Fig. 19). In one embodiment, individual

1 first set capacitors have a closest separation distance from at least one  
2 of the three bounding capacitors which is substantially no more than a  
3 width of an electrically insulative anisotropically etched spacer 74  
4 (Fig. 16). In one embodiment, individual bounded first set capacitors  
5 have closest separation distances from no less than two and possibly  
6 three of the bounding capacitors which are no more than the width of  
7 an electrically insulative anisotropically etched spacer formed or provided  
8 between the respective capacitors.

9 The above described semiconductor device forming methods and  
10 integrated circuitry formed thereby constitute an improvement which  
11 relates to device spacing over a substrate. Such improvement enables  
12 device pitch to be reduced by almost fifty percent or more which  
13 represents a substantial space savings over heretofore available methods  
14 and devices.

15 In compliance with the statute, the invention has been described  
16 in language more or less specific as to structural and methodical  
17 features. It is to be understood, however, that the invention is not  
18 limited to the specific features shown and described, since the means  
19 herein disclosed comprise forms of putting the invention into effect. The  
20 invention is, therefore, claimed in any of its forms or modifications  
21 within the proper scope of the appended claims appropriately interpreted  
22 in accordance with the doctrine of equivalents.  
23